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ABSTRACT
This paper presents a differential power processing architecture to increase
the energy capture of parallel-connected thermoelectric generators (TEGs)
which have mismatched I-V characteristics. The design employs C´uk convert-
ers regulating individual branch current to achieve maximum power output
at each TEG. Each converter handles only the differential power between
neighboring branches, targeting minimum power loss. In this research, a
test-bed is designed to evaluate the I-V characteristics of TEG modules un-
der non-uniform temperature gradients. The power outputs are compared
between the proposed system and a directly-parallel-connected TEG system.
A hardware prototype was built to validate the performance of the system
Subject Keywords: Thermoelectricity; Differential Power Processing; C´uk
Converter; Energy Harvesting
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CHAPTER 1
INTRODUCTION
As primary energy sources are limited by their finite supply and pollution
generation, some non-conventional energy sources such as thermoelectric gen-
erator (TEG) have gained increased attention. TEG uses Seebeck effect [1]
to convert heat into electrical energy, in which the heat flow, generated by
a temperature gradient across a conducting material, diffuses charge carriers
and results in a voltage between the hot and cold region. TEG is a good
candidate for providing power to various applications, such as wearable de-
vices, electrical vehicles and space probes, as it has no moving parts and is
reliable for long term usage.
However, TEG is also constrained by its small output power and high
output resistance, which incurs the need to connect multiple thermoelectric
generators in parallel to power applications that requires large input current.
The IV characteristics of TEG output are similar to those of a Thevenin
circuit [1], namely a resistor connected in series with a voltage source, whose
value increases as the temperature gradient across the TEG rises. As in
practice, when several TEGs are connected in parallel, it is common to have
non-uniform temperature gradient distribution among the modules, which
can induce I-V characteristics mismatch at generator outputs and prevent
the system from operating at maximum power output.
This research project first examined the output power-voltage (P-V) char-
acteristics of TEGs at non-uniform temperature gradient distribution envi-
ronment; then developed a differential power processing (DPP) architecture
using C´uk converters to achieve maximum power output for multiple parallel-
connected TEGs. The analytical results for the proposed system is presented
and compared to the conventional parallel-connected TEG system. A hard-
ware prototype was built to test with one DPP and two Thevenin circuit
branches.
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CHAPTER 2
TEG WITH NON-UNIFORM
TEMPERATURE GRADIENT
CHARACTERIZATION
2.1 Experimental Setup
A test-bed is designed to evaluate the TEG P-V performance under different
temperature gradients. As shown in Figure 2.1, an aluminum plate is used
to host at maximum 9 TEGs in three rows and columns. Six power resistors
are mounted on one end of the aluminum board to act as heating elements,
whereas two CPU fans are installed on the other end as cooling devices.
Therefore, a horizontal temperature difference is established when the heat
generated by resistors flows to the CPU fan’s direction. Figure 2.2. Is a ther-
mal picture captured when both resistors and CPU fans are powered. The
area near heating elements has the highest temperature, and the temperature
of the aluminum plate decreases in the direction toward the fans.
Heat sink is mounted on each slot that hosts TEG. (Figure 2.3) When
TEGs are inserted between the heat sink and aluminum board, each TEG
sees a temperature difference across its top and bottom sides; the TEG that
is placed close to the heating elements has larger temperature gradient than
the TEG that is set close to the cooling elements.
The selected TEG is a Peltier module with specifications shown in Ta-
ble 2.1.
Table 2.1: TEG Specification (reproduced from [2])
Part Number Dimension Maximum Hot Side Plate Temperature
CP85438 40mm x 40mm 90 °C
As demonstrated in Figure 2.4 is a characterization test setup. The FG
501A function generator (#1) on top outputs PWM signal that controls the
speed of the CPU fans. The DC power supply on bottom right (#4) powers
the heating resistors on the test-bed. The Agilent 34970A Data Acquisi-
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Figure 2.1: Test-bed Block Diagram
Figure 2.2: Thermal Picture of TEG Test-bed
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Figure 2.3: TEG Slot
Figure 2.4: Characterization Setup
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tion Unit (#2) is equipped with thermocouples to measure the temperature
across both sides of each TEG. Once the thermal equilibrium is reached, the
Keithley 2420 source meter (#3) will do an I-V sweep across a designated
TEG: the source meter is connected in series with the TEG and acts as a
load; it steps the load and records the current and voltage values at each
point until zero current is reached. The data documented by the source me-
ter is transferred to computer via GPIB. A python program was written to
control the IV sweep of the source meter and plots the obtained power and
voltage points in graph (Appendix A).
2.2 Characterization Results
An example characterization consists of three TEGs placed in a column is
presented as Figure 2.5. Table 2.2 denotes the temperature gradient, open
circuit voltage, and maximum power for each TEG. The open circuit volt-
age is the potential difference measured across the TEG terminals when the
output current is zero. The output power is computed as
P = I × V (2.1)
Table 2.2: Characterization Result
TEG Temperature Gradient Open Circuit Voltage Maximum Power
Td (°C) VS (V) PM (mW)
1 42 0.82 85
2 14 0.2 5.5
3 6 0.06 0.49
As shown in Table 2.2, higher temperature gradient induces larger open
circuit voltage and peak output power.
Figure 2.6 is the output P-V curve for TEG1, which is closest to the
heating element. Same as the output P-V relationship for Thevenin circuit,
the curves shape is a parabola, and the maximum power is reached at half
of the open circuit voltage point.
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Figure 2.5: TEG in Test
Figure 2.6: P-V Curve of TEG
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CHAPTER 3
PROPOSED ARCHITECTURE
3.1 Mismatch Issue
When connecting TEGs with different P-V characteristics in parallel, based
on superposition, the output voltage is not half of the open circuit voltage
for all branches. To illustrate this issue, an example system is set up as
Figure 3.1: A voltage source and a series resistor is used to represent the
TEG model; each branch voltage source has a different value. Figure 3.2
plots the P-V curves for each TEG. As the peak of each curve is not aligned
horizontally, it is impossible to extract the maximum power output from all
three branches simultaneously.
3.2 Differential Power Processing Architecture
In order to solve the issue presented in Section 3.1 and to achieve the max-
imum power output for parallel connected TEGs, a differential power pro-
cessing system is proposed as Figure 3.3. The architecture is developed by
Figure 3.1: TEG in Parallel
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Figure 3.2: P-V Curves for Non-uniform TEGs
Figure 3.3: DPP: 5 TEGs and 4 Converters
using duality of the module-to-module DPP structures for series-connected
photovoltaic system. [3] [4]
This system consists of five TEGs as an example network, but is also scal-
able to higher or lower number of TEGs. Instead of linking TEGs directly
in parallel, the architecture first connects a TEG in series with DC/DC con-
verters and then arrange the resulted branches into parallel connections. In
general, a system consists of N TEGs will need (N-1) converters. Each TEG
on the middle branches is connected in series with two DC/DC converters;
the TEGs on the outside branches have only one converter in series.
The DC/DC converters act as voltage compensation modules for TEGs.
They add positive or negative voltages to its branch to make the voltage
across TEG is half of its own open circuit voltage. Assume the voltage at
output is VO, the voltage across each TEG is VTEG, and the voltage across
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the converter is Vconv. Based on KVL, the three voltage values will obey the
following equation:
VTEG + VCONV = VO (3.1)
Adjusting the duty ratio of each DC/DC converter will change the current
flow through the converter as well as the voltage across the converter. Let
IM be the current, at which a TEG outputs the maximum power. For each
TEG, VS is the open circuit voltage and R is output resistance. IM can be
expressed as following
IM =
VS
2R
(3.2)
For TEGs that have static open circuit voltage and output resistance, the
value of IM is fixed, thus when they are connected in the DPP system, the
duty ratios for each converter is also fixed and related to each IM .[5]
When the system is operating at maximum power output, due to the volt-
age compensation from the converters, the voltage across each TEG is half of
its open circuit voltage. Thus each TEG is producing the maximum output
power. Since each converter only sees a differential voltage between the TEG
and the output, it processes only a fractional power. Thus minimizing the
fundamental circuitry power loss.
3.3 C´uk Converter
The DC/DC converter used in this architecture is C´uk converter (Figure 3.4),
which is the dual of the buck-boost converter used in [6]. A C´uk converter
consists of one capacitor, two inductors and two switches. The two switches
in the system are operated complementary to each other. By turning on and
off the switches, the capacitor connects alternatively to the input and output,
thus transfers energy. [7]
The current through the input, Iin and output, Iout as denoted in Fig-
ure 3.1 follows the equation (3.3), where D is the duty ratio of the PWM
switching signal
IOUT
IIN
=
1−D
D
(3.3)
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Figure 3.4: C´uk Converter
In the proposed architecture, since the converter input or output termi-
nals are connected in series with the TEG, the input and output currents
corresponds to the TEG output currents.
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CHAPTER 4
SIMULATION ANALYSIS
The proposed DPP system is verified in LTspice with three TEGs. Thevenin
circuit is used to model TEG and assuming each branch has the same series
resistance 5 Ohm to simplify the analysis. The open circuit voltages are
listed as in Table 4.1.
Table 4.1: TEG Open Circuit Voltages for Analysis
TEG Open Circuit Voltage, VS (V) Current at max power, IM (A)
1 3 0.3
2 7 0.7
3 21 2.1
The open circuit voltages are higher than characterized result for single
modules. These were chosen for the convenience of practical converter design.
In practice, the voltages can be achieved by stacking TEG modules in series.
The value of IM is obtained by equation (3.2).
Theoretically, the maximum power output can be obtained by adding the
maximum value of each TEG branch, which is calculated as following
Pmax = P1,max + P2,max + P3,max =
1
2
× ( 3
2
10
+
72
10
+
212
10
) = 24.95W (4.1)
Two systems are simulated in LTspice: one is the TEG with DPP which
consists of three TEGs and two C´uk converters; the other is TEG only, which
connects three TEGs in parallel directly. The two systems have the same
TEG characteristics. The I-V sweep is done by stepping the load resistance
connected in parallel with the system from 0.1 to 5 Ohms.
For the DPP system, the circuit schematic is shown in Figure 4.1, the
duty ratio for the two converters are obtained by applying equation (4.2)
and (4.3):
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Figure 4.1: Hardware Test Circuit Schematic
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D1 =
1
1 +
IM,2
IM,1
=
1
1 + 0.7
0.3
= 0.3 (4.2)
D2 =
1
1 +
IM,3
IM,2
=
1
1 + 2.1
0.7
= 0.25 (4.3)
The Pout vs. R is plotted for both configurations. Figure 4.2 shows the
result for non-DPP and Figure 4.3 shows the result for DPP. The maximum
output power for system with DPP is able to reach 23.9W, which is close to
the theoretical prediction; however, the peak value for system without DPP
is 16W (Figure 4.2). In this case, the peak output power of system with DPP
is 33.1% higher than that of non-DPP system.
It can also be observed from the curves that not only at peak output power
point, but also other load resistances, the output power of DPP is higher in
general.
Table 4.2: Converter Duty Ratios
Converter Duty Ratio Frequency
(kHz)
#1 (S1, S2) 0.3 100
#2 (S3, S4) 0.25 100
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Figure 4.2: Pout vs. R, no DPP
Figure 4.3: Pout vs. R, DPP
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CHAPTER 5
HARDWARE VERIFICATION
5.1 Circuit Schematic
The circuit schematic is shown as following. The two switches in the C´uk were
realized by N type MOSFETs. A TI C2000 microcontroller was programmed
to output a pair of pulse width modulated signals (PWM), in which the two
signals are complementary to each other. The PWM signals are feed into
gate drivers in order to control the turn-on and off of the MOSFETs. As
shown in the schematic below, M1 is connected in opposite direction to M2.
For M1, its source is connected to the converter, and drain is connected to
ground. Thus in order to drive M1, it requires isolated power and PWM
signals, which is provided by Iso-power chip ADUM5201. The details of
components are shown as in Table 5.1.
5.2 Test Results
As shown in Figure 5.2, the C´uk converter is integrated with two Thevenein
branches: power supply with series resistor.
Before measuring the output power capture of the system, a validation of
Table 5.1: Circuit Component Details
Component Detail
SI3410DV NMOS(M1, M2) Switches
TI C2000 LaunchPad Generates PWM signals
ADUM 5201 Isolates power and PWM signals
LTC 1693 Gate driver
Capacitor (C1) 100uF
Inductors (L1, L2) 68uH
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Figure 5.1: Hardware Test Circuit Schematic
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Figure 5.2: 1DPP-2TEG Circuit
the functionality of the C´uk converter was performed. Table 5.2 shows the
results.
Table 5.2: C´uk Converter Validation
V1 V2 Set Duty Frequency I1 I2 Experimental Duty Ratio
(V) (V) Ratio (kHz) (A) (A) Duty Ratio Difference
3V 4.5V 40% 100 0.21 0.29 42% 2%
The experimental duty ratio was calculated from the currents flowing
through the power supplies, I1 and I2:
Experimental Duty Ratio =
1
1 + I2
I1
=
1
1 + 0.29
0.21
= 42% (5.1)
Figure 5.3 is the switching nodes waveform for the C´uk converter. Channel
1 is the PWM1 signal generated by the C2000 microcontroller. Channel 2
and Channel 3 are the voltages at the two terminals of the capacitor: Channel
2 is SW Drain1 and Channel 3 is SW Drain2 as shown in the Figure 5.3.
After validating the proper conversion function, the following set-up was
tested to compare the output power capture between Thevenin circuits in-
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Figure 5.3: C´uk Converter Waveform
tegrated with differential power processing and Thevenin circuits connected
directly in parallel.
Table 5.3: TEG Hardware Test Setup
V1 V2 R1 R2 RLOAD Duty Ratio
(V) (V) (Ohm) (Ohm) (Ohm)
1V 7V 7 7 3 12.5%
The voltage across the load resistor, VLOAD, was measured to calculate
the output power. The first test was connecting the two Thevenin circuit
branches in parallel and measuring the output power. The second was to
connect the two Thevenin circuit branches with differential power converter
and then connected to the load resistor. The two output power values are
compared to evaluate the differential power processing system performance.
The results are shown in Table 5.4.
Table 5.4: TEG Hardware Test Setup
VLOAD VLOAD PLOAD PLOAD PLOAD
no DPP DPP no DPP DPP no DPP, theoretical
(V) (V) (W) (W) (W)
1.8425V 1.9368V 1.13V 1.25V 1.142
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Figure 5.4: Theoretical Maximum Output Power of Two Thevenin Circuits
in parallel without DPP
The output power are calculated as
Pload,noDPP =
V 2load,noDPP
RLoad
=
V 21.8425
3
= 1.13W (5.2)
Pload,DPP =
V 2load,DPP
RLoad
=
V 21.9368
3
= 1.25W (5.3)
The theoretical maximum output power of two Thevenin circuits connected
in parallel without differential power processing was obtained through simu-
lation in LTspice. The simulation method is similar as described in Chapter
4 and the waveform is shown in Figure 5.4.
As shown in Table 5.4, the power extracted from the system with differen-
tial power processing is higher than the theoretical maximum output power
of the system without DPP by 9.45%. This increase is also validated ex-
perimentally. With the same load resistance, the output power with DPP is
higher than the one without DPP by 10.6%.
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CHAPTER 6
CONCLUSION
This research project explored the possibility of connecting mismatched ther-
mal electric generators in parallel, while achieving the maximum power out-
put. The proposed differential power processing system employs C´uk con-
verters to compensate the voltages for series-connected TEGs, in order to
operate each TEG at its own maximum power point. The system is tested in
simulation and the analytical results verified its functionality. In the hard-
ware prototype, the system with DPP captures more output power than the
system without DPP.
Future work includes expanding the hardware prototype from using one
DPP to multiple ones, so that the system can work with more than two
Thevenin circuit branches. Currently the circuit was power supplies with
series resistors, and it is also beneficial to integrate the system with TEG
modules and evaluate its performance with applications.
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APPENDIX A
TEG IV SWEEP CODE
A.1 Keithly Class
1 import s e r i a l
2 from time import s l e e p
3 import smtpl ib
4
5 class Keith ley2420 :
6 LINETERM = ’ \n ’
7 #se t the sourcemeter parameters ( a l l commands can be looked
8 #up in d e t a i l in the SCPI Programming Reference . chm f i l e
)
9 in i tcmds = [
10 #Restore GPIB d e f a u l t s
11 ”∗RST” ,
12 #Everyth ing in memory i s r e i n i t i a l i z e d
13 ”SYSTem:MEMory: IN IT i a l i z e ” ,
14 #Clear S ta tus ; Clears a l l event r e g i s t o r s
15 #and Error Queue
16 ”∗CLS” ,
17 #Enables or d i s a b l e s auto−zero ; D i sab l i n g
in c r ea s e s
18 #speed / l o s e s accuracy
19 ”SYSTem:AZERo:STATe ON” ,
20 #Sets sweep i n t e g r a t i o n speed ; When s e t f o r one ,
21 #se t s f o r vo l t a ge , current , and
r e s i s t a n c e
22 ”SENSe :VOLTage : NPLCycles MIN” ,
23 #Might be redundant
24 ”SENSe :CURRent : NPLCycles MIN” ,
25 #Enables measuring mu l t i p l e f unc t i on s at once
26 ”SENSe : FUNCtion : CONCurrent ON” ,
27 #Enables curren t to be measured
21
28 ”SENSe : FUNCtion :ON ’CURRent ’ ” ,
29 #Sta r t v o l t a g e to sweep at
30 ”SOURce :VOLTage :STARt 0” ,
31 #Stop v o l t a g e to sweep to
32 ”SOURce :VOLTage :STOP 5” ,
33 #Sets the sourc ing mode as sweep ;
34 #Can be FIXed or LIST
35 ”SOURce :VOLTage :MODE SWEep” ,
36 #Spec i f y number o f source−measure po in t s
37 ”SOURce :SWEep: POINts 100” ,
38 #Se l e c t s c a l e f o r sweep LINear or LOGarithmic
39 ”SOURce :SWEep: SPACing LINear” ,
40 #Set curren t compliance ∗∗TIMEOUT HERE∗∗
41 # ”SENSe :CURRent : PROTection 3” ,
42 ”SENSe :VOLTage : PROTection 9” ,
43 ”SENSe :CURRent : PROTection 3” ,
44 #Sets auto range to o f f so t ha t manual range i s
used ;
45 #Automat ica l l y turned o f f when
manual range i s s e t (Redundant )
46 # ”SENSe :CURRent :RANGe:AUTO ON” ,
47 #Sets auto range to o f f so t ha t manual range i s
used ;
48 #Automat ica l l y turned o f f when
manual range i s s e t (Redundant )
49 # ”SENSe :VOLTage :RANGe:AUTO ON” ,
50 #Sets curren t range to l ook at ( a b i t confused
here )
51 # ”SENSe :CURRent :RANGe ” ,
52 #Disab l e s d i g i t a l averag ing
53 ”SENSe :AVERage OFF” ,
54 #auto output−o f f d i s a b l e s auto output−o f f (who
named t h i s )
55 #source output must be on be f o r e
INIT or READ can be used
56 ”SOURce : CLEar :AUTO OFF” ,
57 #Manually s e t source de lay so s i g n a l can s e t t l e
58 #be fo r e measurement . In seconds .
59 ”SOURce :DELay MIN” ,
60 #Se t t i n g no de lay f o r Device Action ; In seconds .
61 ”TRIGger :DELay 0” ,
62 #Sp e c i f i e s number o f time an opera t ion i s
performed
22
63 #( Should be same as po in t s per
sweep )
64 ”TRIGger :COUNt 100” ,
65 #Sp e c i f i e s the number o f t imes i t shou ld sweep
66 #for every f i l e . ARM:COUNT ∗
TRIG:COUN shou ld not exceed 2500
67 ”ARM:COUNt 1” ,
68 #Sets the d i s p l a y r e s o l u t i o n to 3.5 d i g i t s
69 ”DISPlay : DIGits MIN” ,
70 #Sets e lements to be re turned as ASCII s t r i n g (
See f i g u r e 18−1)
71 ”FORMat: ELEMents VOLT, CURR” ,
72 #Sets the data format as ASCII , <l eng th> not
used f o r ASCII
73 ”FORMat:DATA ASCii” ,
74 #Turns source o f f or on
75 ”OUTPut ON”
76 ]
77 #crea t e s a socke t connect ion between the meter and computer
78 def i n i t ( s e l f , port=”/dev/ttyUSB0” , buadrate=57600 , \
79 timeout=1, writeTimeout=1) :
80 s e l f . pms = s e r i a l . S e r i a l ( )
81 s e l f . pms . port = port
82 s e l f . pms . baudrate = buadrate
83 s e l f . pms . t imeout = timeout
84 s e l f . pms . writeTimeout = writeTimeout
85 s e l f . pms .open ( )
86
87 i f s e l f . pms . isOpen ( ) :
88 #s e l f . idn = s e l f . query (”∗IDN?”)
89 #pr in t s e l f . idn
90 s e l f . i n i t i a l i z e ( )
91 #s e l f . wr i t e (”∗RST”)
92 #pr in t s e l f . pms . p o r t s t r
93
94 #i n i t i a l i z e s the meter by wr i t i n g to i t the
95 #i n i t i a l SCPI commands l i s t e d above
96 def i n i t i a l i z e ( s e l f ) :
97 s e l f . w r i t e l i s t ( s e l f . in i tcmds )
98 def query ( s e l f , querystr , r e c v s i z e =1024) :
99 s e l f . wr i t e ( que rys t r )
100 return s e l f . read ( r e c v s i z e=r e c v s i z e )
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101 #reads and re turns the data s t o r ed in the memory o f the
meter
102 def read ( s e l f , r e c v s i z e =1024 , raw=False ) :
103 while True :
104 try :
105 data = s e l f . pms . read ( r e c v s i z e )
106 break
107 i f not raw : data = data . s t r i p ( )
108 return data
109 #wr i t e s to the meter any a d d i t i o n a l SCPI commands
110 def wr i t e ( s e l f , cmdstring , raw=False ) :
111 s e l f . pms . wr i t e ( cmdstr ing )
112 s l e e p ( 0 . 1 )
113 i f not raw : s e l f . pms . wr i t e ( s e l f .LINETERM)
114 def w r i t e l i s t ( s e l f , cmd l i s t ) :
115 for c in cmdl i s t :
116 s e l f . wr i t e ( c )
117 #c l o s e s the sock e t connect ion
118 #( a f t e r communication wi th the meter i s no longer needed
)
119 def c l o s e ( s e l f ) :
120 s e l f . query ( ”∗RST” )
121 s e l f . pms . c l o s e ( )
A.2 Source Meter IV sweep
1 import s e r i a l
2 import k e i t h l e yC l a s s
3 import time
4 import glob
5 import os . path
6 import sys
7 from time import s l e e p
8 import smtpl ib
9 import s e r i a l
10 import re
11 from pylab import ∗
12 import numpy as np
13 import matp lo t l i b . pyplot as p l t
14
15 #I n i t i a l i z e f i l e counter to be used across f unc t i on s
24
16 i = 0
17 #I n i t i a l i z e timetamp fo r f o l d e r name in form of yyyymmdd
18 date = time . s t r f t ime ( ’%Y%m%d ’ )
19 #I n i t i a l i z e timestamp fo r f i l e names in form of hhmmss
20 c l o ck = time . s t r f t ime ( ’%H%M%S ’ )
21
22 bigTime = time . time ( )
23 Vexp = [ ]
24 Iexp = [ ]
25 Pexp = [ ]
26
27 def mainIn i t ( ) :
28 global i , date
29
30 #Create fo ldername fo r os . path use
31 foldername = ”./%s” %date
32
33 #Check i f todays f o l d e r e x i s t s , i f not c r ea t e a new one
34 #I f i t does , count the number o f f i l e s and re turn s e t
updated i
35 i f not os . path . e x i s t s ( fo ldername ) :
36 #Create d i r e c t o r y
37 os . makedirs ( fo ldername )
38 else :
39 #Count number o f f i l e s , d i v i d e by two ( one f i l e
f o r each meter ) ,
40 #and s t o r e i t i n t o i
41 i = ( len ( g lob . g lob ( ”./%s /∗” %date ) ) / 2)
42
43 def ke i th leyFunc ( ) :
44 global i , date , bigTime , Vexp , Iexp , Pexp
45
46 meter = ke i t h l e yC l a s s . Keith ley2420 ( )
47
48 n = 0
49 #Vmpp = 0
50
51 k e i t h l e yF i l e = ”./%s / k e i t h l e y %d” %(date , i )
52 readKeithleyF = open( k e i t h l e yF i l e , ”w” )
53 Vexp = [ ]
54 Iexp = [ ]
55 Pexp = [ ]
56
25
57 meter . wr i t e ( ”READ?” )
58 meter . wr i t e ( ”++read” )
59
60 #whi l e (0) :
61 while n < 100 :
62 value = meter . read (28)
63 #pr in t sys . g e t s i z e o f ( va lue )
64 #pr in t va lue
65 readKeithleyF . wr i t e ( va lue )
66 try :
67 Vexp . append ( f loat ( re . s p l i t ( ’ , ’ , va lue )
[ 0 ] ) )
68 Iexp . append(−1 ∗ f loat ( re . s p l i t ( ’ , ’ ,
va lue ) [ 1 ] ) )
69 except :
70 print re . s p l i t ( ’ , ’ , va lue ) [ 0 ]
71 print re . s p l i t ( ’ , ’ , va lue ) [ 1 ]
72 while (0 ) :
73 while sys . g e t s i z e o f ( va lue ) == 21 :
74 value = meter . read (21)
75 readKeithleyF . wr i t e ( va lue )
76 try :
77 Vexp . append ( f loat ( re .
s p l i t ( ’ , ’ , va lue ) [ 0 ] ) )
78 Iexp . append(−1 ∗ f loat (
re . s p l i t ( ’ , ’ , va lue ) [ 1 ] ) )
79 except :
80 print re . s p l i t ( ’ , ’ ,
va lue ) [ 0 ]
81 print re . s p l i t ( ’ , ’ ,
va lue ) [ 1 ]
82
83 readKeithleyF . wr i t e ( ”” + str (
time . time ( ) ) + ”\n” )
84 Pexp . append (Vexp [ n ]∗ Iexp [ n ] )
85 readKeithleyF . wr i t e ( str (Pexp [ n ] ) + ”\n” )
86 n=n+1
87 #break
88 i = i + 1
89 #whi l e (0) :
90 readKeithleyF . c l o s e ( )
91 meter . c l o s e ( )
92 plot PV ( )
26
93 # p l o t the output data
94 def plot PV ( ) :
95 global Vexp , Pexp , Iexp
96 font = { ’ f ami ly ’ : ’ S e r i f ’ ,
97 ’ c o l o r ’ : ’ darkred ’ ,
98 ’ weight ’ : ’ normal ’ ,
99 ’ s i z e ’ : 16 ,
100 }
101 p lo t (Vexp , Pexp )
102 p l t . t i t l e ( ’P vs . V ’ , f o n t d i c t=font )
103 p l t . x l ab e l ( ’ Voltage (V) ’ , f o n t d i c t=font )
104 p l t . y l ab e l ( ’Power (W) ’ , f o n t d i c t=font )
105 show ( )
106 i f name == ” main ” :
107 mainIn i t ( )
108 ke i th leyFunc ( )
A.3 C2000 Microcontroller PWM signals generation
[8]
1 // This code genera t e s a pa i r o f complementary PWM s i g n a l s wi th
dead time . The code was modi f ied from example code prov ided
by Texas Instruments [ 5 ]
2 #include ”DSP28x Project . h” // Device Heade r f i l e and
Examples Inc lude F i l e
3 #include ”f2802x common/ inc lude / c l k . h”
4 #include ”f2802x common/ inc lude / f l a s h . h”
5 #include ”f2802x common/ inc lude / gpio . h”
6 #include ”f2802x common/ inc lude / p i e . h”
7 #include ”f2802x common/ inc lude / p l l . h”
8 #include ”f2802x common/ inc lude /pwm. h”
9 #include ”f2802x common/ inc lude /wdog . h”
10
11 // Prototype s ta tements f o r f unc t i on s found wi th in t h i s f i l e .
12 void InitEPwm1(void ) ;
13 // Globa l v a r i a b l e s used in t h i s example
14 u in t 32 t EPwm1TimerIntCount ;
15 u in t 16 t EPwm1 DB Direction ;
16
17 // Maximum Dead Band va l u e s
27
18 #define EPWM1MAXDB 0x03FF
19
20 #define EPWM1MIN DB 8
21 CLK Handle myClk ;
22 FLASH Handle myFlash ;
23 GPIO Handle myGpio ;
24 PIE Handle myPie ;
25 PWM Handle myPwm1
26
27 void main (void )
28 {
29
30 CPU Handle myCpu ;
31 PLL Handle myPll ;
32 WDOG Handle myWDog;
33 // I n i t i a l i z e a l l the hand les needed f o r t h i s a p p l i c a t i o n
34 myClk = CLK init ( ( void ∗)CLK BASE ADDR, s izeof (CLK Obj) ) ;
35 myCpu = CPU init ( ( void ∗)NULL, s izeof (CPU Obj) ) ;
36 myFlash = FLASH init ( ( void ∗)FLASH BASE ADDR, s izeof (
FLASH Obj) ) ;
37 myGpio = GPIO init ( ( void ∗)GPIO BASE ADDR, s izeof (GPIO Obj) )
;
38 myPie = PIE in i t ( ( void ∗)PIE BASE ADDR, s izeof ( PIE Obj ) ) ;
39 myPll = PLL init ( ( void ∗)PLL BASE ADDR, s izeof (PLL Obj ) ) ;
40 myPwm1 = PWM init ( ( void ∗)PWM ePWM1BASEADDR, s izeof (
PWM Obj) ) ;
41 myWDog = WDOG init ( ( void ∗)WDOGBASEADDR, s izeof (WDOG Obj) )
;
42
43 // Perform ba s i c system i n i t i a l i z a t i o n
44 WDOG disable (myWDog) ;
45 CLK enableAdcClock (myClk) ;
46 (∗ Dev i c e ca l ) ( ) ;
47 CLK disableAdcClock (myClk) ;
48
49 // S e l e c t the i n t e r n a l o s c i l l a t o r 1 as the c l o c k source
50 CLK setOscSrc (myClk , CLK OscSrc Internal ) ;
51
52 // Setup the PLL fo r x12 /2 which w i l l y i e l d 60Mhz = 10Mhz ∗
12 / 2
53 PLL setup (myPll , PLL Mult ip l i er 12 ,
PLL Div ideSe lect ClkIn by 2 ) ;
54
28
55 // Disab l e the PIE and a l l i n t e r r u p t s
56 PIE di sab l e (myPie ) ;
57 P IE d i s ab l eA l l I n t s (myPie ) ;
58 CPU disableGlobal Ints (myCpu) ;
59 CPU clearIntFlags (myCpu) ;
60
61 // I f running from f l a s h copy RAM only f unc t i on s to RAM
62 #ifde f FLASH
63 memcpy(&RamfuncsRunStart , &RamfuncsLoadStart , ( s i z e t )&
RamfuncsLoadSize ) ;
64 #endif
65
66 // I n i t a l i z e GPIO
67 GPIO setPullUp (myGpio , GPIO Number 0 , GPIO PullUp Disable ) ;
68 GPIO setPullUp (myGpio , GPIO Number 1 , GPIO PullUp Disable ) ;
69 GPIO setMode (myGpio , GPIO Number 0 , GPIO 0 Mode EPWM1A) ;
70 GPIO setMode (myGpio , GPIO Number 1 , GPIO 1 Mode EPWM1B) ;
71
72 // Setup a debug vec t o r t a b l e and enab l e the PIE
73 PIE setDebugIntVectorTable (myPie ) ;
74 PIE enable (myPie ) ;
75
76 // Reg i s t e r i n t e r r u p t hand l e r s in the PIE vec to r t a b l e
77 // PIE reg i s t e rP ie In tHand l e r (myPie , PIE GroupNumber 3 ,
PIE SubGroupNumber 1 , ( in tVec t )&epwm1 isr ) ;
78 CLK disableTbClockSync (myClk) ;
79
80 InitEPwm1 ( ) ;
81 CLK enableTbClockSync (myClk) ;
82 // I n i t a l i z e counters :
83 EPwm1TimerIntCount = 0 ;
84 // Enable CPU INT3 which i s connected to EPWM1−3 INT
85 CPU enableInt (myCpu, CPU IntNumber 3 ) ;
86
87 // Enable EPWM INTn in the PIE : Group 3 i n t e r r u p t 1
88 PIE enablePwmInt (myPie , PWM Number 1) ;
89 // Enable g l o b a l I n t e r r up t s and h i gher p r i o r i t y rea l−t ime
debug even t s
90 CPU enableGlobalInts (myCpu) ;
91 CPU enableDebugInt (myCpu) ;
92 for ( ; ; ) {
93 asm( ” NOP” ) ;
94 }
29
95 }
96 void InitEPwm1 ( )
97 {
98 CLK enablePwmClock (myClk , PWM Number 1) ;
99 PWM setPeriod (myPwm1, 300) ; // Set t imer per iod
100 PWM setPhase (myPwm1, 0x0000 ) ; // Phase i s 0
101 PWM setCount(myPwm1, 0x0000 ) ; // Clear counter
102
103 // Setup TBCLK
104 PWM setCounterMode (myPwm1, PWM CounterMode UpDown) ; // Count
up
105 PWM disableCounterLoad (myPwm1) ; //
Disab l e phase l oad ing
106 PWM setHighSpeedClkDiv (myPwm1, PWM HspClkDiv by 1 ) ; // Clock
r a t i o to SYSCLKOUT
107 PWM setClkDiv (myPwm1, PWM ClkDiv by 1 ) ;
108 // PWM setShadowMode CmpA(myPwm1, PWM ShadowMode Shadow) ; //
Load r e g i s t e r s every ZERO
109 // PWM setShadowMode CmpB(myPwm1, PWM ShadowMode Shadow) ;
110 // PWM setLoadMode CmpA(myPwm1, 50) ;
111 // PWM setLoadMode CmpB(myPwm1, 100) ;
112 PWM setLoadMode CmpA(myPwm1, PWM LoadMode Zero) ;
113 PWM setLoadMode CmpB(myPwm1, PWM LoadMode Zero) ;
114 // Setup compare
115 PWM setCmpA(myPwm1, 120) ;
116 // PWM setCmpB(myPwm1, 100) ;
117 // Set ac t i on s
118 PWM setActionQual CntUp CmpA PwmA(myPwm1, PWM ActionQual Set
) ;
119 PWM setActionQual CntDown CmpA PwmA(myPwm1,
PWM ActionQual Clear ) ;
120 PWM setActionQual CntUp CmpA PwmB(myPwm1,
PWM ActionQual Clear ) ;
121 PWM setActionQual CntDown CmpA PwmB(myPwm1,
PWM ActionQual Set ) ;
122 // Act ive Low PWMs − Setup Deadband
123 //PWM setDeadBandOutputMode(myPwm1,
PWM DeadBandOutputMode EPWMxA Rising EPWMxB Falling) ;
124 PWM setDeadBandOutputMode(myPwm1, PWM DeadBandOutputMode AHC
) ;
125 PWM setDeadBandPolarity (myPwm1,
PWM DeadBandPolarity EPWMxB Inverted ) ;
126 // PWM setDeadBandPolarity (myPwm1,
30
PWM DeadBandPolarity EPWMxA Inverted EPWMxB Inverted ) ;
127 PWM setDeadBandInputMode (myPwm1,
PWM DeadBandInputMode EPWMxA Rising and Falling ) ;
128 PWM setDeadBandRisingEdgeDelay (myPwm1, EPWM1MIN DB) ;
129 PWM setDeadBandFallingEdgeDelay (myPwm1, EPWM1MIN DB) ;
130 EPwm1 DB Direction = DB UP;
131 // In t e r rup t where we w i l l change the Deadband
132 // PWM setIntMode(myPwm1, PWM IntMode CounterEqualZero ) ; //
S e l e c t INT on Zero event
133 // PWM enableInt (myPwm1) ; //
Enable INT
134 // PWM setIntPeriod (myPwm1, PWM IntPeriod ThirdEvent ) ; //
Generate INT on 3rd event
135 }
136 }
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